jalr/OpenRGB
1
0
Fork 0
Code Issues Pull requests Projects Releases Packages Wiki Activity Actions

Fix ITE8688 typo

Browse source
This commit is contained in:
mirh 2024-02-03 21:51:02 +01:00
parent bfb3052255
commit 78a47be4ae
3 changed files with 4 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

2
Controllers/GigabyteSuperIORGBController/GigabyteSuperIORGBControllerDetect.cpp
View file

@ -51,7 +51,7 @@ void DetectGigabyteSuperIORGBControllers()
switch(val & SIO_ID_MASK)
{
case SIO_ITE688_ID:
case SIO_ITE8688_ID:
for(unsigned int i = 0; i < NUM_COMPATIBLE_DEVICES; i++)
{
if (board_dmi.find(std::string(compatible_devices[i].name)) != std::string::npos)

4
Controllers/GigabyteSuperIORGBController/RGBController_GigabyteSuperIORGB.cpp
View file

@ -67,7 +67,7 @@
To add this chipset you will need to first add it to the SuperIO definitions file, which is named super_io.h like below
```c++
#define SIO_ITE688_ID 0x8688 // Device ID for ITE8688 (8688)
#define SIO_ITE8688_ID 0x8688 // Device ID for ITE8688 (8688)
#define SIO_NEWCHIPSETMODEL_ID 0xFOUNDHEXIDECIMALVALUE // Device ID for NEWCHIPSETMODEL (FOUNDHEXIDECIMALVALUE)
```
@ -77,7 +77,7 @@
```c++
switch (val & SIO_ID_MASK)
{
case SIO_ITE688_ID:
case SIO_ITE8688_ID:
case SIO_NEWCHIPSETMODEL_ID:
```
\*-------------------------------------------------------------------*/

2
super_io/super_io.h
View file

@ -19,7 +19,7 @@
#define SIO_NCT6796_ID 0xd420 /* Device ID for NCT6796D (D421) */
#define SIO_NCT6797_ID 0xd450 /* Device ID for NCT6797D (D450) */
#define SIO_NCT6798_ID 0xd428 /* Device ID for NCT6798D (D428) */
#define SIO_ITE688_ID 0x8688 /* Device ID for ITE8688 (8688) */
#define SIO_ITE8688_ID 0x8688 /* Device ID for ITE8688 (8688) */
#define SIO_REG_LOGDEV 0x07 /* Logical Device Register */
#define SIO_REG_DEVID 0x20 /* Device ID Register */
#define SIO_REG_SMBA 0x62 /* SMBus Base Address Register */